

Integration Technology – From Package Level to Wafer Level Integration

SE-Ho You, Samsung

As 4th industry revolution becomes realization, more sophisticated mobile sets and servers are demanded that, in turn, necessitates advanced device and package technologies. It is apparent that Moore's law has been slowing down and hence is limited to add more functionalities to meet the performance demand. Over the years Chiplet has become the focus of the semiconductor industry as an alternative or complement solution. Considering Chiplet has been discussed in different context for different purposes, this IEDM 2020 Short Course will start by providing some examples in industry talked by several major manufactures, EDA or solution providing companies. Then four important keywords are extracted and addressed in detail from the industry usage of the Chiplet. As one of important keywords, package technology plays a key role in continuing or overcoming the Moore's law. Chiplet, more appropriately Chiplet integration on advanced packaging platform, is precisely defined and introduced. That includes 2.xD Silicon/RDL Interposer, 3D vertical chip stacking, and chip partitioning. Physical integration on package platform is not all for Chiplet integration. Die-to-die (D2D) connectivity between Chiplets and its impact on electrical performance will also be discussed. When the Short Course finished, much of advanced package from package integration and wafer level integration is covered.

Se-Ho You is a Principal engineer in Package Technology Planning Team of Samsung Electronics Corporation. He works on package technology planning, supervises university projects, SRC (Semiconductor Research Corporation) tasks and consortium projects. Before that, he had electrically modeled, characterized and simulated on various package types and structures (W/B, F/C, POP, SIP, and 2.5D Silicon & RDL Interposers) over 10 years. He holds Ph.D. from University of Colorado, Boulder. His Ph.D. studies an interconnect modeling based on electromagnetics theories.