

Christopher J. Wilson received the Ph.D. degree from Newcastle University, Newcastle upon Tyne, U.K., and the MBA degree from the Vlerick Business School, Leuven, Belgium. He is a Principal Member of Technical Staff with Imec, Leuven, Belgium, where he manages both the Nano-Interconnect Program and Back end of line Integration team. His team is responsible for projects covering advanced node integration, patterning and EUV exploration, advanced metallization, CPI vehicles, interconnect modelling and road mapping. His previous roles include Project Manager and Senior Scientist, where he led a broad range of projects. He is an active member of the IEEE Interconnect Technology Conference (IITC) and Materials for Advanced Metallization (MAM) committees, and recently chaired the 2019 IITC/MAM joint conference.

Abstract: Interconnects are no longer simply the wiring for devices, rather becoming enablers of new concepts and architectures for advanced nodes. In this short course a toolbox of options will be reviewed to keep pace and drive PPA scaling for 3nm technology and beyond. Scaling boosters to help with patterning, yield and area scaling will be reviewed. These include: Fully-Self-Aligned-Via (FSAV) and Self-Aligned-Block (SAB) techniques to reduce variability and enhance edge placement error (EPE) tolerance; multi-level high aspect ratio Super-Vias (SV) mitigate minimum area and via extension restrictions; and Buried Power Rails (BPR) to enable track height scaling. The extendibility of traditional Cu-Low-k and entry points for the integration of alternative metals will be discussed. Finally, disruptive metal etching integration schemes to maintain aggressive RC scaling will be motivated.