

## Session 16: Nano Device Technology – Ge and SiGe Transistors

Tuesday, December 16, 2:15 p.m.

Grand Ballroom A

Co-Chairs: Matthias Passlack, TSMC  
Shinichi Takagi, University of Tokyo

2:20 p.m.

**16.1 First Demonstration of High-Ge-Content Strained-Si<sub>1-x</sub>Ge<sub>x</sub> (x=0.5) on Insulator PMOS FinFETs with High Hole Mobility and Aggressively Scaled Fin Dimensions and Gate Lengths for High-Performance Applications**, P. Hashemi, K. Balakrishnan, S. Engelmann, J.A. Ott, A. Khakifirooz, A. Baraskar, M. Hopstaken, J.S. Newbury, K. Chan, E. Leobandung, R. Mo and D.G. Park, IBM, GLOBALFOUNDRIES

For the first time, we report fabrication and characterization of high-performance s-Si<sub>1-x</sub>Ge<sub>x</sub>-OI (x~0.5) pMOS FinFETs with aggressively scaled dimensions. We demonstrate realization of s-SiGe fins with  $W_{\text{FIN}}=3.3\text{nm}$  and devices with  $LG=16\text{nm}$ , in a CMOS compatible process. Using a Si-cap-free passivation process, we report  $SS=68\text{mV/dec}$  and  $\mu_{\text{eff}}=390\pm 12\text{ cm}^2/\text{Vs}$  at  $N_{\text{inv}}=1\text{e}13\text{ cm}^{-2}$ , outperforming the state-of-the-art relaxed Ge FinFETs. We also report the highest performance reported to date among sub-20nm- $L_G$  pMOS FinFETs at  $V_{\text{DD}}=0.5\text{V}$ . In addition, hole transport as well as electrostatics, performance and leakage characteristics of SGOI FinFETs for various dimensions are comprehensively studied in this work.

2:45 p.m.

**16.2 Dual-Channel CMOS Co-Integration with Si Channel NFET and Strained-SiGe Channel PFET in Nanowire Device Architecture Featuring 15nm Gate Length**, P. Nguyen\*, S. Barraud\*, C. Tabone\*, L. Gaben\*<sup>^</sup>, M. Cassé\*, F. Glowvacki\*, J.-M. Hartmann\*, M.-P. Samson<sup>^</sup>, V. Maffini-Alvarro\*, C. Vizios\*, N. Bernier\*, C. Guedj\*, C. Mounet\*, O. Rozeau\*, A. Toffoli\*, F. Allain\*, D. Delprat\*\*, B.-Y. Nguyen\*\*, C. Mazuré\*\* and O. Faynot\*, M. Vinet\*, \*CEA-LETI, <sup>^</sup> STMicroelectronics, \*\*SOITEC

For the first time, we have fabricated hybrid channel omega-gate CMOS nanowire (NW) with strained SiGe-channel (cSiGe) p-FETs and Si-channel n-FET. An optimized process flow based on the Ge enrichment technique results in a +135% hole mobility enhancement at long gate lengths compared to Si. Effectiveness of cSiGe channel is also evidenced for ultra-scaled p-FET NW ( $LG=15\text{ nm}$ ) with +90% ION current improvement. [110]-oriented NW is shown to be the best candidate to improve drive current under compressive strain. In this work, the strain is measured by using precession electron diffraction with a 1nm spatial resolution. Furthermore, we show that hybrid integration reduces the delay of CMOS ring oscillator ( $FO=3$ ) by 50% at  $V_{\text{DD}}=0.9\text{V}$ . Finally, we demonstrate the most aggressively scaled hybrid CMOS NWs reported to date with NW width and gate length down to 7nm and 11nm, while maintaining high drive current ( $687\mu\text{A}/\mu\text{m}$  for p-FET and  $647\mu\text{A}/\mu\text{m}$  for n-FET) with low leakage current and excellent short-channel-control ( $\text{DIBL}<50\text{mV/V}$ ).

3:10 p.m.

**16.3 Vth Adjustable Self-aligned Embedded Source/drain Si/Ge nanowire FETs and Dopant-free NVMs for 3D Sequentially Integrated Circuit**, C.-C. Yang, T.-Y. Hsieh, W.-H. Huang, H.-H. Wang, C.-Y. Chen\*, K.-S. Chang-Liao\* and J.-M. Shieh, National Nano Device Laboratories, \*National Tsing Hua University

3D stackable high-performance Si nanowire field-effect transistors (NWFETs) and dopant-free Ge junctionless nanowire non-volatile memories (JL-NWNVMs) with self-aligned embedded source/drain (e-S/D) current boosters and independent back gate (BG)  $V_{\text{th}}$  adjusters for 3D sequential integrated circuit are realized at low thermal budget process ( $<450^\circ\text{C}$ ). The fabricated Si NWFETs exhibit low subthreshold swings (96 and 125 mV/dec.), high on-currents (232 and 110  $\mu\text{A}/\mu\text{m}$ ), and large  $\gamma$  value ( $>0.05$ ) for  $V_{\text{th}}$  adjustment. The high-k capped blocking dielectric bandgap engineered dopant-free Ge JL-NWNVM exhibits high  $I_{\text{on}}/I_{\text{off}}$  ratio ( $>1\text{E}5$ ), large memory window ( $>4\text{V}$ ), and low charge loss ( $<40\%$ , 10yrs). Thanks to the quantum confinement effect, such  $V_{\text{th}}$  adjustable nanowire devices perform well at higher temperatures, which give a wide design window for 3D sequential integrated circuit.

3:35 p.m.

**16.4 Enhancement Mode Strained (1.3%) Germanium Quantum Well FinFET (WFin=20nm) with High Mobility ( $\mu_{\text{Hole}}=700\text{ cm}^2/\text{Vs}$ ), Low EOT ( $\sim 0.7\text{nm}$ ) on Bulk Silicon Substrate**, A. Agrawal, M. Barth, G. B. Rayner\*, V.T. Arun, C. Eichfeld, G. Lavallee, S.-Y. Yu, X. Sang\*\*, S. Brookes\*\*, Y. Zheng, Y.-J. Lee<sup>^</sup>, Y.-R. Lin<sup>^</sup>, C.-H. Wu<sup>^</sup>,

C-H Ko<sup>^</sup>, J. LeBeau<sup>\*\*</sup>, R. Engel-Herbert, S. E. Mohny, Y.-C. Yeo<sup>^</sup> and S. Datta, The Pennsylvania State University, \*Kurt J. Lesker Company, \*\*North Carolina State University, <sup>^</sup>Taiwan Semiconductor Manufacturing Company

Compressively strained Ge (s-Ge) quantum well (QW) FinFETs with Si<sub>0.3</sub>Ge<sub>0.7</sub> buffer are fabricated on 300mm bulk Si substrate with 20nm WFin and 80nm fin pitch using sidewall image transfer (SIT) patterning process. We demonstrate (a) in-situ process flow for a tri-layer high-κ dielectric HfO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub>/GeO<sub>x</sub> gate stack achieving ultrathin EOT of 0.7nm with low DIT and low gate leakage; (b) 1.3% s-Ge FinFETs with Phosphorus doped Si<sub>0.3</sub>Ge<sub>0.7</sub> buffer on bulk Si substrate exhibiting peak  $\mu_h=700\text{cm}^2/\text{Vs}$ ,  $\mu_h=220\text{cm}^2/\text{Vs}$  at  $10^{13}/\text{cm}^2$  hole density. The s-Ge FinFETs achieve the highest  $\mu^*C_{\text{Max}}$  of  $3.1 \times 10^{-4}\text{ }\mu\text{F}/\text{Vs}$  resulting in 5x higher  $I_{\text{ON}}$  over unstrained Ge FinFETs.

4:00 p.m.

**16.5 First Demonstration of 15nm-W<sub>FIN</sub> Inversion-Mode Relaxed-Germanium n-FinFETs with Si-cap Free RMG and NiSiGe Source/Drain**, J. Mitard, L. Witters, H. Arimura, Y. Sasaki, A.P. Milenin, R. Loo, A. Hikavy, G. Eneman, P Lagrain, H. Mertens, S. Sonja, C. Vrancken, H. Bender, K. Barla, N. Horiguchi, A. Mocuta, N. Collaert and A. Thean, imec

This work demonstrates the feasibility of an inversion-mode relaxed Ge n-FinFET scaled down to 15-nm fin width and sub-40-nm gate length. CMOS-compatible processing steps such as STI formation, RMG gate stack, raised-SiGe S/D and a Ni-based contact scheme have been successfully implemented. This first industry-compatible Ge n-FinFET has a  $G_{\text{M,SAT,EXT}} / SS_{\text{SAT}}$  of  $250\text{ }\mu\text{S}\cdot\mu\text{m}^{-1} / 130\text{ mV}\cdot\text{dec}^{-1}$  ( $V_{\text{DS}}=0.5\text{V}$ ) which is on par with accumulation-mode junction-less Ge n-FETs.

4:25 p.m.

**16.6 High-performance tri-gate poly-Ge Junction-less p- and n-MOSFETs Fabricated by Flash Lamp Annealing Process**, K. Usuda, Y. Kamata, Y. Kamimuta, T. Mori, M. Koike and T. Tezuka, AIST, Collaborative Research Team Green Nanoelectronics Center (GNC)

High-performance tri-gate poly-Ge junction-less p- and n-MOSFETs on insulator were fabricated by flash lamp annealing (FLA) process. The mobility values were both higher than drift mobility for c-Si with the same carrier concentration. The FLA poly-Ge CMOS will provide great potential for future 3D LSIs.

4:50 p.m.

**16.7 Deep Sub-100 nm Ge CMOS Devices on Si with the Recessed S/D and Channel**, H. Wu, W. Luo, M. Si, J. Zhang, H. Zhou and P. Ye, Purdue University

We report on comprehensive studies on Ge CMOS devices with the recessed S/D and channel fabricated on the GeOI substrate. Both nFETs and pFETs with channel lengths from 500 to 20 nm, channel thicknesses from 90 to 15 nm, EOTs from 5 to 3 nm and gate stacks with and without the post oxidation (PO) are investigated. Benefiting from the fully depleted ultra-thin channel with a reasonable interface, a low sub-threshold slope (SS) of 95 mV/dec is obtained in a 60 nm  $L_{\text{ch}}$  nFET and a record high  $I_{\text{ON}}/I_{\text{OFF}}$  ratio of 106 is realized in a 300 nm  $L_{\text{ch}}$  nFET. The recessed contact strongly depends on the recessed depth and optimized recessed depth significantly improves the Ge contacts.